

Transflective LCDs With Two TFTs and Single Data Line

Chih-Lung Lin, Chun-Da Tu, Chia-Che Hung, Wei-Kun Chou, Yan Li, and Shin-Tson Wu, *Fellow, IEEE*

Abstract—A simplified single-cell-gap transflective liquid crystal display with two thin-film-transistors and only one data line is proposed. The simulated voltage-dependent transmittance (VT) and reflectance (VR) curves overlap reasonably well, which enables a single gamma curve driving. The need of only one data line improves the aperture ratio, reduces the fabrication cost, and stabilizes the manufacturing process.

Index Terms—Single gamma curve, thin-film transistors (TFTs), transflective liquid crystal display (LCDs).

I. INTRODUCTION

SIGNIFICANT advances in portable electronics such as cellular phones and personal digital assistants [1]–[8] have led to stringent requirements for panels with a wide viewing angle, good sunlight readability, lightweight, and low power consumption. Given the above requirements, sunlight readable transflective liquid crystal display (TR-LCD) is highly desirable for mobile display applications. Each pixel of a TR-LCD is normally divided into transmissive (T) and reflective (R) regions. The T region transmits a backlight while R region makes use of the ambient light. In the T region, backlight passes through the LC layer once, while in the R region, the ambient light traverses the LC twice. Dual-cell-gap [8] and single-cell-gap [1]–[4] approaches have been developed to compensate for the optical path difference in these two regions. Dual-cell-gap approach offers a good match between voltage-dependent transmittance (VT) and reflectance (VR) curves. Thus, although a single gamma curve can be used, its fabrication process is more complicated [2]. On the other hand, single-cell-gap TR-LCD has a simpler structure, but its driving scheme is more complicated.

Sheu *et al.* [1] designed a pixel circuit with double gamma method (DGM) to achieve matched VT and VR curves. However, each pixel requires an additional data line, subsequently reducing the aperture ratio. While attempting to avoid the complexity of the double gamma method, Kang *et al.* [2] developed a capacitance divided vertical-alignment (VA) LC cell with a single gamma method to drive the T - and R - modes simultaneously. However, an additional organic layer is still required in the fabrication. Additionally, the residual DC voltage on a floating electrode causes image sticking [9]. Moreover, Yang *et al.* [3] designed a pixel structure called the capacitor coupled reflective (CCR) mode for TR-LCDs. In this approach, reflective




Fig. 1. Pixel structure of the single-cell-gap 2-TFT TR-LCD. Two TFTs are embedded under reflector. A and P represent crossed polarizers.

part is divided into two regions and different voltages are applied to each region to achieve a matched VT and VR curves. However, this mode also incurs image sticking. Ge *et al.* [4] developed a switchable transflective circuit with high image quality under different ambient environments. Nevertheless, this circuit requires an extra control signal line for selecting the operation mode, subsequently complicating the circuit operations.

This work presents a single-cell-gap TR-LCD with an improved pixel circuit design, consisting of two TFTs and only one data line to provide matched VT and VR curves. Use of a single data line improves the aperture ratio, reduces the fabrication cost, and stabilizes the manufacturing process.

II. CIRCUIT SCHEMATIC AND OPERATION

Fig. 1 shows the pixel structure of the single-cell-gap VA-mode TR-LCD. The linear top polarizer and $\lambda/4$ plate form a circular polarizer in order to achieve high contrast ratio for the reflected mode [10]. Each pixel consists of T and R parts. In the R region, there is an embedded bumpy reflector to reflect the ambient light. Since the cell gaps for the two regions are the same, different voltages are required to drive the T and R regions in order to achieve the same phase retardation. Here, the 2-TFT approach is adopted as follows: TFT_1 is connected to the electrodes in the T region while TFT_2 provides the driving voltage to the R region. To improve the aperture ratio of the T region, these two TFTs are embedded under the bumpy reflector.

Fig. 2(a) depicts the proposed 2-TFT circuit and its timing diagram. Scan and data lines are used together to drive TFT_1 and TFT_2 . $Cst1$ and $Cst2$ in the pixel circuit are storage capacitors used to memorize the data voltages V_A and V_B for the T and R regions, respectively. $Clct$ and $Cler$ are the respective LC capacitors (49–154 fF) in T and R regions. Fig. 2(b) shows the equivalent model of the proposed circuit where Ceq_1 is the equivalent capacitance of $Cst1$ and $Clct$; Ceq_2 is the equivalent capacitance of $Cst2$ and $Cler$; r_{on} is the channel resistance of a TFT when it is turned on and its value could be adjusted by varying the width and length of a TFT.

Circuit operations can be divided into the following two stages.

Manuscript received February 10, 2010; revised February 11, 2011, February 20, 2011; accepted February 22, 2011. Date of current version April 05, 2011. The work of C.-L. Lin, C.-D. Tu, C.-C. Hung and W.-K. Chou was supported by the National Science Council of the Republic of China, Taiwan, under Contract NSC 99-2622-E-006-041-CC3.

C.-L. Lin, C.-D. Tu, C.-C. Hung and W.-K. Chou are with the Department of Electrical Engineering, National Cheng Kung University, Tainan, 701-01, Taiwan (e-mail: cllin@mail.ncku.edu.tw).

Y. Li and S.-T. Wu are with the College of Optics and Photonics, University of Central Florida, Orlando, FL 32816 USA.

Color versions of one or more of the figures are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JDT.2011.2122302




Fig. 2. Proposed circuit structure. (a) Proposed circuit and its timing diagram. (b) Equivalent circuit.

A. First Period

At time t_{on} , when the scan line goes to a high voltage, TFT₁ and TFT₂, which operate in the triode region, are turned on and the charging process begins. During this period, V_A and V_B can be determined by the following equations:

$$V_{data} - V_A = r_{on,1} \left(Ceq_1 \frac{dV_A}{dt} + Ceq_2 \frac{dV_B}{dt} \right) \quad (1)$$

$$V_{data} - V_B = r_{on,1} \left(Ceq_1 \frac{dV_A}{dt} + Ceq_2 \frac{dV_B}{dt} \right) + r_{on,2} \cdot Ceq_2 \frac{dV_B}{dt} \\ = r_{on,1} \cdot Ceq_1 \frac{dV_A}{dt} + (r_{on,1} + r_{on,2}) \cdot Ceq_2 \frac{dV_B}{dt} \quad (2)$$

Solving (1) and (2) leads to

$$V_A = (r_{on,2} Ceq_2 c_1 \lambda_1 + c_1) e^{\lambda_1 t} + (r_{on,2} Ceq_2 c_2 \lambda_2 + c_2) e^{\lambda_2 t} + V_{data} \quad (3)$$

$$V_B = c_1 e^{\lambda_1 t} + c_2 e^{\lambda_2 t} + V_{data} \quad (4)$$

where c_1, c_2, λ_1 , and λ_2 are constants determined by $r_{on,1}, r_{on,2}, Ceq_1, Ceq_2, V_{data}$, and the initial voltages of $V_A (T_{on})$ and $V_B (T_{on})$. Therefore, V_A and V_B vary as the charging time passes by.

B. Second Period

At T_{off} , when the scan line goes to a low voltage, TFT₁ and TFT₂ are turned off and the charging process stops. Thus, the voltages stored in $Cst1$ and $Cst2$ are maintained at $V_A(t_{off})$ and $V_B(t_{off})$, respectively. The voltage difference between them is

$$\Delta V(t_{off}) = V_A(t_{off}) - V_B(t_{off}) \\ = r_{on,2} \cdot Ceq_2 \cdot c_1 \lambda_1 e^{\lambda_1 t_{off}} + r_{on,2} \cdot Ceq_2 \cdot c_2 \lambda_2 e^{\lambda_2 t_{off}} \quad (5)$$




Fig. 3. Stored voltages in $Cst1$ and $Cst2$ with a data voltage of $4.68 V_{rms}$.

Therefore, properly adjusting r_{on} , Ceq , and V_{data} allows us to distinguish between the stored voltages in T and R regions and match them with the required voltages.

III. SIMULATION RESULTS

The stored voltages in $Cst1$ and $Cst2$ are simulated using software HSPICE. Also, the characteristics of the TFTs are matched using the Rensselaer Polytechnic Institute (RPI) model. Therefore, simulated model parameters are obtained by measuring a-Si:H TFT and RPI (level = 61) for this model. The width, length, Cgd , and Cgs of TFT₁ are $16 \mu m$, $5.5 \mu m$, $496 fF$, and $1.434 pF$, respectively, while those of TFT₂ are $12.5 \mu m$, $7.5 \mu m$, $528.4 fF$, and $1.527 pF$, respectively. Voltage swing of the scan line ranges from $-10 V$ to $12 V$; $Cst1$, $Cst2$, and cell gap are $0.222 pF$, $0.163 pF$, and $4 \mu m$, respectively. While assuming a QVGA (240×320) display is used and refreshing frequency is $60 Hz$, the gate pulse of each R, G, B subpixel of the tri-gate structure [11] is about $17 \mu s$.

Fig. 3 shows the dynamic response of storage voltages V_A and V_B . The data line is always kept at $4.68 V_{rms}$. At $5 \mu s$, the scan line is turned on, and the charging process begins. According to this figure, V_A and V_B increase at a different rate. At $22 \mu s$, the scan voltage is dropped to $-10 V$, while V_A and V_B are kept at $2.8367 V_{rms}$ and $2.563 V_{rms}$, respectively. These values are very close to the required voltages for T and R regions, which are $2.8311 V_{rms}$ and $2.5031 V_{rms}$, respectively, at this gray level. Meanwhile, an abrupt voltage drop is observed at t_{off} . Referred to as clock feedthrough, this phenomenon is caused by the parasitic capacitors of TFTs. Since the magnitude of voltage reduction is small and can be estimated [12], by proper designing the input data voltages, $Cst1$, and $Cst2$, the clock feedthrough effect can be minimized and the required voltages of T-mode and R-mode can be stored properly in $Cst1$ and $Cst2$, respectively.

Fig. 4 compares the stored voltages (V_A and V_B) with the targeted voltages at different gray levels. The T-mode of a TR-LCD plays the primary role and the R-mode is mainly used under bright ambient [5]. Therefore, optimize the T-mode is of priority concern, i.e., to match V_A with the targeted voltages




Fig. 4. Comparison of targeted and stored voltages at different gray levels for T-mode and R-mode.




Fig. 5. Normalized VT and VR curves of the proposed new single-cell-gap 2-TFT TR-LCD.

in T-mode. Although the voltage V_B appears to diverge from the required voltage in R region at high gray levels, they match well at low and middle gray levels. Next, the variation of characteristics in TFTs is more closely examined. Simulation results indicate that the estimated maximum deviation of the stored voltage is less than 2.8% and 3% in T-mode and R-mode, while the ΔV_{TH} of TFT₁ and TFT₂ is 0.3 V and the mobility variation of TFTs is $\pm 5\%$, respectively.

To evaluate the device performance to the first order, this work only calculates the transmittance and reflectance of the proposed TR-LCD at normal incidence. Hence, Fig. 5 depicts the normalized VT and VR curves of the new single-cell-gap, 2-TFT TR-LCD with only one data line. Notably, a situation in which the simulated stored voltage for R-mode exceeds than

the highest required stored voltage, the corresponding input data voltages for R-mode are 100% normalized transmittance. According to simulation results, the VT and VR curves overlap quite well with each other in the low voltage region, i.e., low to middle gray levels, but somewhat deviate in the high voltage region. Although imperfect, this can be disregarded for two reasons: 1) most of the displayed images are at middle gray levels; the RGB primaries are at the highest gray level only when displaying high luminosity of white [13] and 2) under room light condition, T-mode dominates; meanwhile, under bright sunlight, R-mode dominates. Thus, a slight mismatch in high gray levels is still acceptable for single gamma curve driving. Therefore, simulation results demonstrate that the proposed circuit is highly promising for TR-LCD applications.

IV. CONCLUSION

This work presents a simplified pixel circuit design for addressing single-cell-gap 2-TFT TR-LCDs to achieve single gamma curve driving. The new circuit consists of two TFTs and only one data line, subsequently enhancing the aperture ratio. Simulation results demonstrate that the stored voltages can be well matched with the required data voltages in T-region and close to the low and middle gray levels in R-region. Thus, the proposed circuit is feasible for implementation in TR-LCD panels.

REFERENCES

- [1] C. R. Sheu, K. H. Liu, L. P. Hsin, Y. Y. Fan, L. J. Lin, C. C. Chen, B. C. Chang, C. Y. Chen, and Y. R. Shen, "A novel LTPS transfective TFT LCD driving by double gamma method," in *SID'03 Dig.*, 2003, pp. 653–655.
- [2] S. G. Kang, S. H. Kim, S. C. Song, W. S. Park, C. Yi, C. W. Kim, and K. H. Chung, "Development of a novel transfective color LTPS-LCD with cap-divided VA-mode," in *SID'04 Dig.*, 2004, pp. 31–33.
- [3] Y. C. Yang, J. Y. Choi, J. Kim, M. Han, J. Chang, J. Bae, D. J. Park, S. I. Kim, N. S. Roh, Y. J. Kim, M. Hong, and K. Chung, "Single cell gap transfective mode for vertically aligned negative nematic liquid crystals," in *SID'06 Dig.*, 2006, pp. 829–831.
- [4] Z. Ge, X. Zhu, T. X. Wu, S. T. Wu, W. Y. Li, and C. K. Wei, "Switchable transmissive and reflective liquid-crystal display using a multi-domain vertical alignment," *J. Soc. Inf. Display*, vol. 17, pp. 561–565, 2009.
- [5] X. Zhu, Z. Ge, T. X. Wu, and S. T. Wu, "Transfective liquid crystal displays," *J. Display Technol.*, vol. 1, no. 1, pp. 15–29, Sept. 2005.
- [6] C. H. Lin, Y. R. Chen, S. C. Hsu, C. Y. Chen, C. M. Chang, and A. Lien, "A novel advanced wide-view transfective display," *J. Display Technol.*, vol. 4, no. 2, pp. 123–128, Jun. 2008.
- [7] H. Y. Kim, Z. Ge, and S. T. Wu, "Wide-view transfective liquid crystal display for mobile applications," *Appl. Phys. Lett.*, vol. 91, p. 231108, 2007.
- [8] Y. J. Lee, T. H. Lee, J. W. Jung, H. R. Kim, Y. Choi, S. G. Kang, Y. C. Yang, S. Shin, and J. H. Kim, "Transfective liquid crystal display with single cell gap in patterned vertically aligned mode," *Jpn. J. Appl. Phys.*, vol. 45, pp. 7827–7830, 2006.
- [9] S. B. Park, J. Lyu, Y. Um, H. Do, S. Ahn, K. Choi, K. H. Kim, and S. S. Kim, "A novel charge-shared S-PVA technology," in *SID'07 Dig.*, 2007, pp. 1252–1254.
- [10] S. T. Wu and C. S. Wu, "Mixed-mode twisted nematic liquid crystal cells for reflective displays," *Appl. Phys. Lett.*, vol. 68, pp. 1455–1457, 1996.
- [11] J. Y. Choi, J. Jeon, J. H. Han, S. Shin, S. C. Oh, J. H. Song, K. H. Uh, and H. G. Kim, "Late-news poster: A compact and cost-efficient TFT-LCD through the triple-gate pixel structure," in *SID'06 Dig.*, 2006, pp. 274–276.
- [12] S. J. Ashtiani, P. Servati, D. Striakhilev, and A. Nathan, "A 3-TFT current-programmed pixel circuit for AMOLEDs," *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1514–1518, Jul. 2005.
- [13] H. C. Cheng, I. Ben-David, and S. T. Wu, "Five-primary-color LCDs," *J. Display Technol.*, vol. 6, no. 1, pp. 3–7, Jan. 2010.